1 files changed, 32 insertions, 0 deletions
diff --git a/fpga/src/TopSim.bs b/fpga/src/TopSim.bs
new file mode 100644
index 0000000..d0d17cb
--- /dev/null
+++ b/fpga/src/TopSim.bs
@@ -0,0 +1,32 @@
+package TopSim where
+
+import App
+import GetPut
+import Uart
+
+mkTopSim :: Module Empty
+mkTopSim =
+  module
+    timer :: Reg (Bit 8) <- mkReg 0
+
+    uart <- mkUart 1
+    app <- mkApp uart.recv uart.send
+
+    fakeUart <- mkUart 1
+
+    rules
+      when True ==> timer := timer + 1
+      when True ==> uart.rxPin fakeUart.txPin
+      when (timer == 0x00) ==> fakeUart.send.put 0x30
+      when (timer == 0x01) ==> fakeUart.send.put 0x30
+      when (timer == 0x02) ==> fakeUart.send.put 0x77
+      when (timer == 0x03) ==> fakeUart.send.put 0x31
+      when (timer == 0x04) ==> fakeUart.send.put 0x32
+      when (timer == 0x05) ==> fakeUart.send.put 0x33
+      when (timer == 0x06) ==> fakeUart.send.put 0x34
+      when (timer == 0x10) ==> fakeUart.send.put 0x30
+      when (timer == 0x11) ==> fakeUart.send.put 0x30
+      when (timer == 0x12) ==> fakeUart.send.put 0x72
+      when (timer == 0xff) ==> $finish
+
+-- vim: set ft=haskell :