diff options
author | Nathan Ringo <nathan@remexre.com> | 2024-09-23 19:25:28 -0500 |
---|---|---|
committer | Nathan Ringo <nathan@remexre.com> | 2024-09-23 19:25:28 -0500 |
commit | 777da6874bdbda1c83108024eb37dc901e04838e (patch) | |
tree | 27b8fb03e87cfd7d1b42f2bfd514e170270a6688 | |
parent | fee3c373fc233805d43c14daabbd10b4985a799b (diff) |
Produce timing reports from nextpnr.
-rw-r--r-- | Makefile | 6 |
1 files changed, 4 insertions, 2 deletions
@@ -20,11 +20,13 @@ gtkwave: tmp/sim.vcd tmp/sim.vcd: tmp/$(TOPMODULE)Sim.exe tmp/$(TOPMODULE)Sim.exe -V $@ tmp/%.bin: tmp/%.asc + # https://github.com/YosysHQ/icestorm/issues/114 # icetime -d up5k -c 12 $< icepack $< $@ -tmp/%.asc: tmp/%.json src/icebreaker.pcf +tmp/%.asc tmp/%-report.json: tmp/%.json src/icebreaker.pcf nextpnr-ice40 -ql tmp/$*.nplog --up5k --package sg48 --freq 12 \ - --asc $@ --pcf src/icebreaker.pcf --json $< + --asc $@ --report tmp/$*-report.json \ + --pcf src/icebreaker.pcf --json $< tmp/$(TOPMODULE).json: tmp/$(TOPMODULE).v $(addprefix $(BSC)/lib/Verilog/,$(BSC_SOURCES)) yosys -ql tmp/$(TOPMODULE).yslog -p 'synth_ice40 -top mkTop -json $@' $^ tmp/$(TOPMODULE)Sim.exe: tmp/$(TOPFILE).bo |