blob: 574b9b791749fdb1d93e2e45f01ac1d007896a1e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
BSC_COMP_FLAGS = -aggressive-conditions -bdir tmp -check-assert -keep-fires \
-p src:$(BSC_CONTRIB)/Libraries/FPGA/Misc:+ -vdir tmp
BSC_LINK_FLAGS = -keep-fires
BSC_SOURCES = Counter.v SizedFIFO.v
TOPFILE = Top
TOPMODULE = mkTop
SRCS = $(shell find src -name '*.bs')
all: tmp/$(TOPMODULE).bin
clean: clean.sh
@git status --porcelain=v1 --ignored -z \
| grep -z '^!!' \
| xargs -0 awk 'BEGIN { for(i = 1; i < ARGC; i++) printf "%s%c", substr(ARGV[i], 4), 0; }' \
| xargs -0 rm -r
flash: tmp/$(TOPMODULE).bin
sudo iceprog $<
.PHONY: all clean flash
tmp/%.bin: tmp/%.asc
# icetime -d up5k -c 12 $<
icepack $< $@
tmp/%.asc: tmp/%.json src/icebreaker.pcf
nextpnr-ice40 -ql tmp/$*.nplog --up5k --package sg48 --freq 12 \
--asc $@ --pcf src/icebreaker.pcf --json $<
tmp/$(TOPMODULE).json: tmp/$(TOPMODULE).v $(addprefix $(BSC)/lib/Verilog/,$(BSC_SOURCES))
yosys -ql tmp/$(TOPMODULE).yslog -p 'synth_ice40 -top mkTop -json $@' $^
tmp/$(TOPMODULE).v: tmp/$(TOPFILE).bo
bsc -g $(TOPMODULE) -verilog $(BSC_COMP_FLAGS) src/$(TOPFILE).bs
tmp/%.bo:
@mkdir -p $(dir $@)
bsc -verilog $(BSC_COMP_FLAGS) $<
tmp/depends.mk:
@mkdir -p $(dir $@)
bluetcl -exec makedepend $(BSC_COMP_FLAGS) src/$(TOPFILE).bs > $@
include tmp/depends.mk
|
