aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2024-11-02...Nathan Ringo
2024-10-24Single writes working?Nathan Ringo
2024-10-24...Nathan Ringo
2024-10-24Completed read?Nathan Ringo
2024-10-24rename bitNathan Ringo
2024-10-23like 1/3 of an i2c ctrlerNathan Ringo
2024-10-23Start of an I²C rewrite... again...Nathan Ringo
2024-10-23checkpoint; something is broken with timingNathan Ringo
2024-10-21README updates and the start of the E8051 assembler.Nathan Ringo
2024-10-20Maybe repaired UART, I2C, and HyperBus (but now getting a weird error)...Nathan Ringo
2024-10-08Preparation to start using separate clock domains.Nathan Ringo
2024-10-08Reorganization and rewiring.Nathan Ringo
2024-10-08Split the simulator back out to its own package.Nathan Ringo
2024-10-05Start of the CH559 code, adds a NixOS module for udev rules for the boards.Nathan Ringo
2024-10-05Add mention of the usbkbd/ dir in the README.Nathan Ringo
2024-10-05Improve clean script.Nathan Ringo
2024-10-02Adds tristates for HyperBus.Nathan Ringo
2024-09-24Fix echo.Nathan Ringo
2024-09-24Another reorg.Nathan Ringo
2024-09-23Adds README, moves fpga stuff to a subdirectory.Nathan Ringo
2024-09-23Produce timing reports from nextpnr.Nathan Ringo
2024-09-23Gets RAM working.Nathan Ringo
2024-09-23Start of an application.Nathan Ringo
2024-09-20Fixed UART.Nathan Ringo
2024-09-20Fiddling with the UART RX.Nathan Ringo
2024-09-18Fix the UART TX.Nathan Ringo
2024-09-18Add the simulator.Nathan Ringo
2024-05-06tweak debug, why is it always enqueueing a zero...Nathan Ringo
2024-05-06refactor, but now the timing fails again...Nathan Ringo
2024-05-06...Nathan Ringo
2024-05-06Attempt at RX, but it doesn't yet work...Nathan Ringo
2024-05-06Sending side done!Nathan Ringo
2024-05-05triyng a uart from scratch... not yet working...Nathan Ringo
2024-05-05Not yet working UART...Nathan Ringo
2024-05-05Initial commitNathan Ringo
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-28 22:17:41 +0000